CDC3S04YFFR Clock Timer ICS Clock Drivers & Distribution Quad Sine-Wave Clock Buffer with LDO
timer ic chip
,time delay ic chip
CDC3S04YFFR Clock Timer ICS Clock Drivers & Distribution Quad Sine-Wave Clock Buffer with LDO
FEATURES
-
1:4 Low-Jitter Clock Buffer
-
Single-Ended Sine-Wave Clock Input and Outputs
-
Ultralow Phase Noise and Standby Current
-
Individual Clock Request Inputs for Each Output
-
On-Chip Low-Dropout Output (LDO) for Low- Noise TCXO Supply
-
Serial I2C Interface (Compatible With High- Speed Mode, 3.4 Mbit/s)
-
1.8-V Device Power Supply
-
Wide Temperature Range, –40°C to 85°C
-
ESD Protection: 2 KV HBM, 750 V CDM, and 100 V MM
-
Small 20-Pin Chip-Scale Package: 0.4-mm Pitch WCSP (1.6 mm × 2 mm)
APPLICATIONS
-
Cellular Phones
-
Smart Phones
-
Mobile Handsets
-
Portable Systems
-
Wireless Modems Including GPS, WLAN, W- BT, D-TV, DVB-H, FM Radio, WiMAX, and System Clock
DESCRIPTION
The CDC3S04 is a four-channel low-power low-jitter sine-wave clock buffer. It can be used to buffer a single master clock to multiple peripherals. The four sine-wave outputs (CLK1–CLK4) are designed for minimal channel-to-channel skew and ultralow additive output jitter.
Each output has its own clock request inputs which enables the dedicated clock output. These clock requests are active-high (can also be changed to be active-low via I2C), and an output signal is generated that can be sent back to the master clock to request the clock (MCLK_REQ). MCKL_REQ is an open- source output and supports the wired-OR function (default mode). It needs an external pulldown resistor. MCKL_REQ can be changed to wired-AND or push- pull functionality via I2C.
The CDC3S04 also provides an I2C interface (Hs- mode) that can be used to enable or disable the outputs, select the polarity of the REQ inputs, and allow control of internal decoding.
The CDC3S04 features an on-chip high-performance LDO that accepts voltages from 2.3 V to 5.5 V and outputs a 1.8-V supply. This 1.8-V supply can be used to power an external 1.8-V TCXO. It can be enabled or disabled for power saving at the TCXO.
W25N01GVZEIG SLC Nand Flash Memory IC 3V 1G BIT Winbond TW SPI
PF48F4400P0VBQEK NEW AND ORIGINAL STOCK
DSPIC30F3011-30I/PT Flash Memory IC NEW AND ORIGINAL STOCK
IR2110PBF NEW AND ORIGINAL STOCK
S25FL032P0XMFI010 SOP8 104MHz Flash Memory IC Chip
W25Q80DVSNIG Serial Flash Chip 3V 8M BIT Dual Quad Spi Memory Integrated Circuit
MOS Tube Field Effect Single-Chip Drive PWM Controlador Module IRF520
MAX485, RS485 Module TTL To RS-485 Module TTL To 485
SKY65336-11 NEW AND ORIGINAL STOCK
| Image | Part # | Description | |
|---|---|---|---|
|
|
W25N01GVZEIG SLC Nand Flash Memory IC 3V 1G BIT Winbond TW SPI |
FLASH - NAND (SLC) Memory IC 1Gbit SPI - Quad I/O 104 MHz 7 ns 8-WSON (8x6)
|
|
|
|
PF48F4400P0VBQEK NEW AND ORIGINAL STOCK |
FLASH - NOR (MLC) Memory IC 512Mbit CFI 52 MHz 110 ns 64-LBGA (11x13)
|
|
|
|
DSPIC30F3011-30I/PT Flash Memory IC NEW AND ORIGINAL STOCK |
dsPIC dsPIC™ 30F Microcontroller IC 16-Bit 30 MIPs 24KB (8K x 24) FLASH 44-TQFP (10x10)
|
|
|
|
IR2110PBF NEW AND ORIGINAL STOCK |
Half-Bridge Gate Driver IC Non-Inverting 14-DIP
|
|
|
|
S25FL032P0XMFI010 SOP8 104MHz Flash Memory IC Chip |
FLASH - NOR Memory IC 32Mbit SPI - Quad I/O 104 MHz 8-SOIC
|
|
|
|
W25Q80DVSNIG Serial Flash Chip 3V 8M BIT Dual Quad Spi Memory Integrated Circuit |
FLASH - NOR Memory IC 8Mbit SPI - Quad I/O 104 MHz 8-SOIC
|
|
|
|
MOS Tube Field Effect Single-Chip Drive PWM Controlador Module IRF520 |
N-Channel 100 V 9.2A (Tc) 60W (Tc) Through Hole TO-220AB
|
|
|
|
MAX485, RS485 Module TTL To RS-485 Module TTL To 485 |
1/1 Transceiver Half RS422, RS485 8-uMAX/uSOP
|
|
|
|
SKY65336-11 NEW AND ORIGINAL STOCK |
RF Front End 2.4GHz ISM 28-MCM (8x8)
|