Presettable Synchronous BCD Decade Counter , Asynchronous Reset 74HCT160D,652
electronics ic chip
,integrated circuit ic
FEATURES
• Synchronous counting and loading
• Two count enable inputs for n-bit cascading
• Positive-edge triggered clock
• Asynchronous reset
• Output capability: standard
• ICC category: MSI
GENERAL DESCRIPTION
The 74HC/HCT160 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A.
The 74HC/HCT160 are synchronous presettable decade counters which feature an internal look-ahead carry and can be used for high-speed counting. Synchronous operation is provided by having all flip-flops clocked simultaneously on the positive-going edge of the clock (CP).
The outputs (Q0 to Q3) of the counters may be preset to a HIGH or LOW level. A LOW level at the parallel enable input (PE) disables the counting action and causes the data at the data inputs (D0 to D3) to be loaded into the counter on the positive-going edge of the clock (providing that the set-up and hold time requirements for PE are met). Preset takes place regardless of the levels at count enable inputs (CEP and CET).
A LOW level at the master reset input (MR) sets all four outputs of the flip-flops (Q0 to Q3) to LOW level regardless of the levels at CP, PE, CET and CEP inputs (thus providing an asynchronous clear function).
The look-ahead carry simplifies serial cascading of the counters. Both count enable inputs (CEP and CET) must be HIGH to count. The CET input is fed forward to enable the terminal count output (TC). The TC output thus enabled will produce a HIGH output pulse of a duration approximately equal to a HIGH level output of Q0. This pulse can be used to enable the next cascaded stage.
The maximum clock frequency for the cascaded counters is determined by the CP to TC propagation delay and CEP to CP set-up time, according to the following formula:
fmax = 1/t P (max) ( CP to TC) + tSU (CEP to CP)
PIN DESCRIPTION
| PIN NO. | SYMBOL | NAME AND FUNCTION |
|
1 2 3, 4, 5, 6 7 8 9 10 14, 13, 12, 11 15 16 |
MR CP D0 to D3 CEP GND PE CET Q0 to Q3 TC VCC |
asynchronous master reset (active LOW) clock input (LOW-to-HIGH, edge-triggered) data inputs count enable input ground (0 V) parallel enable input (active LOW) count enable carry input flip-flop outputs terminal count output positive supply voltage |
N74F07N,602 Electronic IC Chip NEW AND ORIGINAL STOCK
N74F193N,602 Electronic IC Chip NEW AND ORIGINAL STOCK
74ABT240D,602 NEW AND ORIGINAL STOCK
| Image | Part # | Description | |
|---|---|---|---|
|
|
N74F07N,602 Electronic IC Chip NEW AND ORIGINAL STOCK |
Buffer, Non-Inverting 6 Element 1 Bit per Element Open Collector Output 14-DIP
|
|
|
|
N74F193N,602 Electronic IC Chip NEW AND ORIGINAL STOCK |
Counter IC Binary Counter 1 Element 4 Bit Positive Edge 16-DIP
|
|
|
|
74ABT240D,602 NEW AND ORIGINAL STOCK |
Buffer, Inverting 2 Element 4 Bit per Element 3-State Output 20-SO
|